



Chapter 5

متزامن Synchronous Sequential Circuits




* outputs depends on inputs and previous outputs.


Electrical circuits .



* Synchronous Sequential circuit :-



Flip flop = memory 1 bit.





$$2.4 \text{ GHz} = 2.4 \times 10^9 \frac{1}{s}$$

$$\text{frequency} = \frac{1}{\text{Time}}$$

* positive edge :- 1 ← 0

* Negative edge :- 0 ← 1


* Asynchronous Circuits :-



* Asynchronous Circuit :- 2

memory element = Latch = 1 bit.

① SR-latch [1 bit]



feed back → P.S

S	R	Q	\bar{Q}
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

memory


memory

[forbidden]

عینہ ربطہ نہیں ہے
[forbidden]


✓ Function Table

X truth table




A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

② SR-Latch with NAND gate.




S	R	Q	Q̄	
1	0	1	0	
1	1	Q	Q̄	memory
0	1	1	0	
1	1	1	0	memory
0	0	1	1	[forbidden]



Function Table


A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

③ SR Latch with enable




NAND gate

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0



En	S	R	memory.
0	x	x	No change $\rightarrow Q(t+1) = Q(t)$.
1	0	0	No change $\rightarrow Q(t+1) = Q(t)$.
1	0	1	$Q(t+1) = 0$.
1	1	0	$Q(t+1) = 1$.
1	1	1	Forbidden.

④ D-Latch - memory element Asynchronous



En	D	memory.
0	X	No change $(Q(t+1) = Q(t))$.
1	0	$Q(t+1) = 0$
1	1	$Q(t+1) = 1$


فرض input is forbidden فرض

DFF


① Edge - Triggered D-Flip Flop

(Two Latches - D Latch)

Negative-edge DFF.




if CLK = 1



Y = 0 (negative edge)

$$Q(t+1) = D$$


Positive-edge DFF




Positive edge

CLK = 0

$$Q(t+1) = D$$






Positive edge


D	Q(t+1)
0	0
1	1

Characteristic table




Timing Diagram -


Negative edge



$Q(t+1) = D$




② JK Flip Flop




Next State Combinational circuit

$$Q(t+1) = J \bar{Q}(t) + \bar{K} Q(t) \leftarrow \text{Characteristic equation.}$$

J	K	Next State
0	0	$Q(t+1) = Q(t)$ (No change)
0	1	$Q(t+1) = 0$
1	0	$Q(t+1) = 1$
1	1	$Q(t+1) = \bar{Q}(t)$




③ T Flip Flop.



T	
0	$Q(t+1) = Q(t)$
1	$Q(t+1) = \bar{Q}(t)$


$$Q(t+1) = T \oplus Q(t)$$



Analysis For clocked sequential circuit.

- ① State equation, ② State table.
- ③ State Diagram, ④ Timing Diagram.

ex



① state equation (FF بعد ال)

- ① $A(t+1) = A(t).x + B(t).x$ — ①
- ② $B(t+1) = \bar{A}(t).x$

$$y = [A(t) + B(t)].x' \quad [P.S + input]$$

② State Table

$$A(t+1) = A(t) \cdot x + B(t) \cdot \bar{x}$$


$$B(t+1) = A(t) \cdot x$$

$$y = [A(t) + B(t)] \cdot \bar{x}$$


ex

P.S		input	N.S		output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

③ State Diagram



④ Timing Diagram



$$A(t+1) = A(t) \cdot X + B(t) \cdot X$$

0 . 1 + 0 . 1


$$B(t+1) = \bar{A}(t) \cdot X$$

0 . 1

LglaSi

ex


$$A(t+1) = DA \quad / \quad B(t+1) = \overline{DB}$$



P.S		input		N.S	
A	B	x	y	A	B
0	0	0	0	0	1
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	1	0
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	1	1	0


	00	01	11	10
00				
01			1	1
11				
10				

ex



P.S		N.S	
A	B	A	B
0	0	1	1
0	1	1	0
1	0	0	0
1	1	0	0

JKFF



— what is the state equation

Two state equ...

$$A(t+1) = J_A \bar{A}(t) + \bar{K}_A A(t).$$

$$= B(t) \cdot \bar{A}(t) + [X \cdot B(t)] \cdot A(t).$$

$$A(t+1) = A'B + A\bar{B} + A \cdot X \quad \text{--- (1)}$$

$$B(t+1) = J_B \bar{B}(t) + \bar{K}_B B(t).$$

$$= \bar{X} \cdot \bar{B}(t) + (X \oplus A(t))' B(t).$$


$$= \bar{X} \cdot \bar{B}(t) + [\bar{X} \cdot A + X \bar{A}]' B(t).$$

$$= \bar{B} \bar{X} + ABX + \bar{A} B \bar{X} \quad \text{--- (2)}$$


② State table.

P.S			input	N.S	
A	B	X	A	B	
0	0	0	0	1	$\bar{A} \cdot B + A \cdot \bar{B} + A \cdot X$ $\bar{0} \cdot 0 + 0 \cdot \bar{0} + 0 \cdot 1$
0	0	1	0	0	
0	1	0	1	1	
0	1	1	1	0	$\bar{B} \cdot \bar{X} + ABX + \bar{A} B \bar{X}$
1	0	0	1	1	
1	0	1	1	0	
1	1	0	0	0	
1	1	1	1	1	

③ State Diagram.



ex



$$A(t+1) = T_A \oplus A(t).$$


$$A(t+1) = [X \cdot B] \oplus A \quad \text{--- (1)}$$

$$B(t+1) = T_B \oplus B(t).$$

$$= X \oplus B \quad \text{--- (2)}$$


output $y = A(t) \cdot B(t)$ P.S.

P.S		input	N.S		output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1



دوینا ال output داخل
الوفاقر لأنه يعتمد على P.S فقط

ex




J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$

P.S		input		N.S			
s1	A	B	s0	x	y	A	B
0	0	0	0	0	0	1	1
0	0	0	0	0	1	1	1
0	0	0	1	0	0	1	1
0	0	0	1	1	1	1	1
0	0	1	0	0	0	0	1
0	0	1	0	0	1	0	1
0	0	1	1	0	0	0	1
0	0	1	1	1	1	0	1
1	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0
1	0	0	1	0	0	0	0
1	0	0	1	1	0	0	0
1	1	0	0	0	0	1	0
1	1	0	0	0	1	0	1
1	1	0	1	0	0	0	1
1	1	0	1	1	1	0	1

منه من الحارة
 من الحارة
 (اذن بله الحارة)
 - (1 - 1)

Implication Chart for State Reduction.




input X	P.S		N.S		J	K	Q(t+1)
	A	B	A	B			Q(t)
0	0	0	1	1	0	0	Q(t)
0	0	1	1	0	0	1	0
0	1	0	0	1	1	0	1
0	1	1	0	0	1	1	$\bar{Q}(t)$
1	0	0	0	1			Q(t+1)
1	0	1	0	1	0		Q(t)
1	1	0	1	0	1		$\bar{Q}(t)$
1	1	1	1	1			Q(t+1)

ع. الراجحي

Implication chart for State Reduction.


How to Reduce the number of states
to reduce the number of flip-flops.

Two flip-flops



4 states

2 states.



1 Flip flop.

Reduce the number of states using
Implication chart.

State table


P.S

N.S

output.

$x=0$ $x=1$
d b

$x=0$ $x=1$
0 0



e a

0 0 0 0

g f

0 1 1 0

a d

1 0 1 1

a d


1 0 1 1


c b

0 0 0 0

a e

1 0 1 0





وینکول

p.s input | N.s output.

A B C x

A B C y

0 0 0 0

0 0 1 0

0 0 0 1

0 0 1 0

0 0 1 0


1 0 0 0

0 0 1 1

0 0 0 0

0 1 0 0

1 1 1 1



7 flip flops \rightsquigarrow قبل الريدكشن

b	d, e a, b ✓					
c	X	X				
d	X	X	X			
e	X	X	X	✓		
f	c, d b, b X	c, e a, b X	X	X	X	
g	X	X	X	a, a d, e ✓	a, a d, e ✓	X
	a	b	c	d	e	f

- different output for two state \Rightarrow * (marked with X)
- two state \Rightarrow same output & same next state. (✓)


(a, b), (d, e), (d, g), (e, g) equivalent

(a, b) (d, e, g) \leftarrow

$a \equiv b$

$d \equiv e \equiv g$

P.S	N.S	output	} <u>4 state</u> <u>7 D</u>
a	<u>d</u> a	0 0	
c	<u>d</u> f	0 1	
d	a d	1 0	
f	c <u>a</u>	0 0	




* Design procedure.

- ① Read the problem carefully.
- ② Derive the state Diagram.
- ③ Assign Binary values to the states.
- ④ State Table.
- ⑤ Determine the type of Flip flop.
- ⑥ Derive the input equation.
- ⑦ Draw the circuit.

ex Design a sequential circuit that detects three or more consecutive one's?

DFF



p.s		input	N.S		output
A	B	X	DA	DB	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

more bits p.s 11/1 10/0 01/0 00/0


$B(t) \backslash A(t)$	00	01	11	10
0			1	
1		1	1	

$$D(A) = A(t+1)$$


$$D(A) = B \cdot X + A \cdot X$$

$\backslash BX$	00	01	11	10
0		1		
1		1	1	

$$B(t+1) = D(B) = \bar{B}X + AX$$





ex Design to detect three consecutive ones?




p.s		input	N.s		output
A	B	X	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	0	1	1

ex Design a circuit to detect 3 consecutive ones? Mealy



ex Design synchronous sequential circuit to detect three or more consecutive ones?

mealy




P.S		input	N.S		output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	X	X	X
1	1	1	X	X	X

D-ff.

$$A(t+1) = D_A$$

$$B(t+1) = D_B$$



Bx	A			
A	00	01	11	10
0			1	
1		1	X	X

$$D_A = B \cdot x + A \cdot x$$

Bx	A			
A	00	01	11	10
0				
1		1	X	X

$$y = A \cdot x$$

ex Design synchronous circuit to detect three or more ones? Consecutive ones

